Eec180a University Of California Davis Department Of Electrical And Computer Eng

/in /by

Please do problem 1 and the prelab portion of lab3 pdf file. I need this soon. Please show your work and thought process on both

  • Attachment 1
  • Attachment 2

Truth Tables for circuits: Comparator:Let consider the logic level high; So when input goes greater than 9 as per pre condition, output will below. V30000000011111111 InputsV2…